This blog presents methods of using the VHDL Test Bench system to maximize verification effectiveness while using the VHDL package.